

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF INVENTEC CORPORATION AND SHALL NOT BE REPRODUCED, COPIED, OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION, INVENTEC CORPORATION. @2018 ALL RIGHT RESERVED.

NOTES:
1.HSF Property:Comply iSupplier system HSF property attribute up-to-date value.

ALPHARD

2018.12.27

21-OCT-2002		
DATE	CHANGE NO.	REV

<https://realschematic.com>

DESIGN/DRAWER	XXX	DATE	21-OCT-2002	INVENTEC			
CHECK				MODEL,PROJECT,FUNCTION			
APPROVAL				MAIN BOARD			
FILE NAME				SIZE	CODE	DOC NUMBER	REV
PCB PIN	60xxxxxxxxxx	PCB VER	XXX	A3	GS	1310xxxxx-D-0	201
				SHEET		of 139	

TABLE OF CONTENTS

01.PROJECT NAME
02.TABLE OF THE CONTENT
03.BLOCK DIAGRAM
04.TABLE OF SMBUS,I2C
05.POWER BLOCK DIAGRAM
06.GPU POWER BLOCK DIAGRAM
07.DC IN
08.CHARGER(BQ24780S)
09.SCP/BATT
10.SYSTEM POWER(P5V0DS)
11.SYSTEM POWER(P5V0)
12.SYSTEM POWER(P3V3DS)
13.SYSTEM POWER(VDDQ)
14.SYSTEM POWER(P1V8DS)
15.SYSTEM POWER(P2V5)
16.SYSTEM POWER(P1V05A)
17.SYSTEM POWER(PVCCIO)
18.VCORE>SA CONTROLLER_NCP81215
19.PVCORE
20.PVCCGT
21.PVCCSA
22.POWER LOAD SW
23.ENABLE PIN
24.FAN
25.PCB SCREW
26.COFFEE LAKE_H_1 (PEG, HDMI)
27.COFFEE LAKE_H_2 (DDI, EDP)
28.COFFEE LAKE_H_3 (DDR-1)
29.COFFEE LKAE_H_4 (DDR-2)
30.COFFEE LAKE_H_5 (CFG)
31.COFFEE LAKE_H_6 (POWER-1)
32.COFFEE LAKE_H_7 (POWER-2)
33.COFFEE LAKE_H_8 (DECOUPLING)
34.COFFEE LAKE_H_9 (GT DECOUPLING)
35.COFFEE LAKE_H_10 (GND)

36.CANNON LAKE_PCH_H (SPI, GPP)
37.CANNON LAKE_PCH_H (DMI, USB2)
38.CANNON LAKE_PCH_H (CLINK, FAN, PCIE/SATA,HOST)
39.CANNON LAKE_PCH_H (AUDIO, SMBUS, JTAG)
40.CANNON LAKE_PCH_H (LPC/ESPI, USB3, SATA)
41.CANNON LAKE_PCH_H (CORE, VCCGPIO, MPHY)
42.CANNON LAKE_PCH_H (RTC)
43.CANNON LAKE_PCH_H (GND)
44.CANNON LAKE_PCH_H (GPP)
45.CANNON LAKE_PCH_H (GPP, CLKOUT)
46.CANNON LAKE_PCH_H (GPP)
47.SYSTEM MEMORY(DIMM0)
48.SYSTEM MEMORY(DIMM1)
49.THERMAL
50.ROM
51.EC_ITE8987E
52.KB_CNTR
53.TP_CNTR
54.AUDIO CODEC ALC255
55.AUDIO LINE
56.STAT HDD CNTR
57.M.2 FOR WLAN
58.M.2 FOR SSD1
59.M.2 FOR SSD2
60.TYPE-C CNTR
61.USB_CHARGER
62.EDP_CNTR
63.TPM
64.USB LAN AUDIO CNTR
65.PCIE REPEATER
66.SEQUENCING
67.SEQUENCING

117.EMI
118.KB_BL /TURBO/HALL SENSOR

SMALL BOARD1&2

120.TUBRO_BOARD/HALL_SENSOR_BOARD

SMALL BOARD3

121.USB3.1 PORT1
122.USB3.1 PORT2
123.SYSTEM LED
124.LAN
125.RJ45/ESD/TRANSFORMER
126.SPK/JACK
127.USB LAN AUDIO CNTR

FOR 17 SMALL BOARD1&2


129.KB_BL
130.KB

GPU PAGE 71-116 FROM PAGE 72

INVENTEC

CHANGE by				XXX	DATE		21-OCT-2002		SIZE	A3	CODE	CS	1310xxxxx-0-0		X01	
PCB PIN				60xxxxxxxxxx				PCB VER		XXX		SHEET		2	of	139

Block Diagram








INVENTEC


TITLE			
MODEL PROJECT FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxx-0-0	X01
SHEET	3 of 139		

COFFEE LAKE - H

EC
ITE8987




POWER BLOCK




IN/EN

OUT



IN/EN

OUT




INVENTEC

TITLE			
MODEL, PROJECT, FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxx-0-0	X01
SHEET	5	of 139	

GPU POWER BLOCK

IN/EN OUT




INVENTEC

TITLE
MODEL, PROJECT, FUNCTION

TABLE OF 12C

SIZE A3 CODE CS DOC NUMBER 1310xxxxx-0-0 REV X01

SHEET 6 of 139



D

C

B


A

D

C

B

A



D



B



INVENTEC

TITLE				R X
MODEL,PROJECT,FUNCTION Block Diagram				
SIZE A3	CODE CS	DOC.NUMBER 1310xxxxx-0-0		R X
SHEET 9 of 139				





Table 1—EN1/EN2 Control



State	EN1	EN2	VDDQ	VTTREF	VTT
S0	High	High	ON	ON	ON
S3	Low	High	ON	ON	OFF(High-Z)
S4/S5	Low	Low	OFF	OFF	OFF
Others	High	Low	OFF	OFF	OFF





INVENTEC

TITLE	MODEL,PROJECT,FUNCTION
VDDO	

SIZE A3	CODE CS	DOC.NUMBER 1310xxxxx-0-0	REV X01
SHEET		13 of 139	









MODE	VR Rail	Resistor to GND (1% accuracy)
M1	VCCIO	0
M2	PRIMCORE	Float or > 230 K
M3	EDRAM/V1.0A/EOPIO	100 K
M4	Others	150 K

	LP#	C1	C0	VOUT(V)
VCCIO	0	X	X	0
	1	0	0	0.85
	1	0	1	0.875
	1	1	0	0.95
	1	1	1	0.975
VCCPRIM CORE	0	X	X	0.7
	1	0	0	0.85
	1	0	1	0.9
	1	1	0	0.95
	1	1	1	1.00
EDRAM/ EOPIO	0	X	X	0
	1	0	0	0.8(MSM)
	1	0	1	0.95
	1	1	0	1
	1	1	1	1.05
Others	0	X	X	0
	1	0	0	1.0
	1	0	1	1.075
	1	1	0	1.15
	1	1	1	1.2





<https://realschematic.com>



<https://realschematic.com>

INVENTEC				
MODEL,PROJECT,FUNCTION				
PVCORE				
SIZE	CODE	DOC NUMBER	REV	
C	G	1310XXXX-0-0	X01	
SHEET	19	#	139	

CHNGEN	XXX	DATE	21-OCT-2002
PCB PIN	60XXXXXXXXXX	PCB VER	XXX



INVENTEC

TITLE
MODEL PROJECT, FUNCTION


SIZE A3 CODE CS DOC NUMBER 1310xxxxx-0-0 REV X01

SHEET 20 of 139


CHANGE by XXX DATE 21-OCT-2002
PCB P/N 60xxxxxxxxxxx PCB VER XXX

<https://realschematic.com>


1. P3V3DS / P5V0DS



2. P1V0A / P1V8A / P3V3A



3. P1V2 / P1V8 / VCCSFR(PVCCST)



<https://realschematic.com>

INVENTEC

TITLE
MODEL,PROJECT,FUNCTION
Block Diagram

SIZE A3	CODE CS	DOC NUMBER 1310xxxxx-0-0	REV X01
SHEET		of 23 139	

CHANGE by PCB P/N	XXX 60N8xxxxxxx	DATE PCB VER	XXX 10-2002
----------------------	--------------------	-----------------	----------------

D

C

B

D

C

B

A


8

10


[illegible]

1


REFERENCE 0~49(PCB SCREW)






PCB




- | | |
|--------------------|--------------------|
| 1 FIX1
FIX_MASK | 1 FIX5
FIX_MASK |
| 1 FIX2
FIX_MASK | 1 FIX6
FIX_MASK |
| 1 FIX3
FIX_MASK | 1 FIX7
FIX_MASK |
| 1 FIX4
FIX_MASK | 1 FIX8
FIX_MASK |









PLACE IN BACK SIDE




PLACE CLOSE TO CPU Y12 PIN (ONE 10UF)





PLACE IN BACK SIDE

EDS VER0.7	
P1V2	
10UF X 11	22UF X 4
PVCCSA	
47UF X 2	22UF X 2
10UF X 7	1UF X 1



PLACE IN TOP SIDE





PLACE U4555 PIN BH13,BJ13,G11



PLACE IN BACK SIDE

PLACE U4555 PINH29,G30 PLACE U4555 PINH30 PLACE U4555 PINH28,J28



EDS VER0.7
PVCCGT
47UF X 3 22UF X 7
10UF X 10 1UF X 12





PLACE IN BACK SIDE





H82 CPU



















NOTE: COIN BATTERY DISCHARGE TOOL

LPC & ESPI TABLE			
	LPC MODE	ESPI MODE	
R4710	INSTAL	UNINSTAL	
R4709	UNINSTAL	INSTAL	











	GPP_A23	GPP_A22	GPP_A21	GPP_A20
A build0	0	0	0	0
A build1	0	0	0	1
B build0	0	1	0	0
B build1	0	1	0	1
B build2	0	1	1	0
	0	1	1	1
C build0	1	0	0	0
	1	0	0	1
D build	1	0	1	0
	1	0	1	1
Pre-MP	1	1	0	0
MP	1	1	0	0


- SSC = Spread Spectrum Clocking
- The SRCCLKREQ#[15:0] signals can be configured to map to any of the PCH-H PCI Express* Root Ports
- SRCCLKREQ#[15:0] to CLKOUT_PCIE_P/N[15:0] Mapping Requirements
 - SRCCLKREQ#[7:0] signals can be mapped to any of the CLKOUT_PCIE_P/N[7:0] differential clock pairs
 - SRCCLKREQ#[15:8] signals can be mapped to any of the CLKOUT_PCIE_P/N[15:8] differential clock pairs



INVENTEC


TITLE			
MODEL PROJECT,FUNCTION			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	X01
SHEET 45 of 139			

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX







THERM SENSOR





CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX

INVENTEC			
TITLE			
MODEL,PROJECT,FUNCTION Block Diagram			
SIZE A3	CODE CS	DOC.NUMBER 1310xxxx-0-0	REV X01
SHEET 49 of 139			






THERMAL SENSOR
HDMI
DP



Ver.05_20120824



REFERENCE 200~249(POWER CONN)
REFERENCE 250~299(KB/TP CONN)




VCC : 4.5V
LED VF : 2.9~3.5V

	Min(LED VF : 3.5V)	Max(LED VF : 2.9V)
Power consumption	228.71mA	320.2mA

<https://realschematic.com>

	14*
1	NC
2	NC
3	C08
4	C07
5	C06
6	C05
7	C04
8	C03
9	C02
10	C01
11	R16
12	R15
13	R14
14	R13
15	R12
16	R11
17	R10
18	R09
19	R08
20	R07
21	R06
22	R05
23	R04
24	R03
25	R02
26	R01
27	R18
28	R17




INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	X01
SHEET		52 of 139	

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxxx	PCB VER	XXX



REFERENCE 500-549(AUDIO CODEC)



<https://realschematic.com>


INVENTEC

TITLE			
MODEL, PROJECT, FUNCTION			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	X01
SHEET 54 of 139			

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX

REFERCE 600-649(JACK/MIC/SPEAKER)

AUDIO JACKS



D



A

A

D

C

B

A

CHANGE by	XXX	DATE	21-OCT-2002	SIZE	A3	CODE	CS	1310xxxxx-0-0	X01
PCB P/N	60xxxxxxxxxx	PCB VER	XXX	SHEET	58	of	139		

D




B

A

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX

8

TYPE C OVP




<https://realschematic.com>

CHANGE by	XXX	DATE	21-OCT-2002	SIZE	CODE	1310xxxxx-0-0	X01
PCB P/N	60xxxxxxxxxx	PCB VER	XXX	A3	CS		
				SHEET	60 of 139		


8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---


D

EDP CONN






TPM DO NOT INSTALL






PCIE REPEATER






INVENTEC			
TITLE			
MODEL, PROJECT, FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	X01
SHEET 67 of 139			




<https://realschematic.com>

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX

INVENTEC			
TITLE MODEL,PROJECT,FUNCTION Block Diagram			
SIZE A3	CODE CS	DOC NUMBER 1310xxxxx-0-0	REV X01
SHEET 68 of 139			





N18E-G0
N18E-G1
N18E-G2 MAX-Q
8GB DDR5 256M X 16 X 2 X6

INVENTEC

TITLE
MODEL,PROJECT,FUNCTION
Block Diagram

SIZE A3 CODE CS DOC NUMBER 1310xxxxx-0-0 REV X01

SHEET 71 of 139

CHANGE by XXX DATE 21-OCT-2002
PCB P/N 60xxxxxxxxxxx PCB VER XXX

PCA CODE NAME : N18E-G0/G1/G2 MAX-Q

G0 : 6019B1850001

G1 : 6019B1849201

G2 MAXQ:6019B1849301

PCB VERSION : X01

BOARD SIZE:

SCH P/N:

PCB P/N:

PCA P/N:

BOM ATTRIBUTE TRUTH TABLE

I: INSTALL

NI: NON-INSTALL

DY: NON-INSTALL

MP: PRODUCTION

PROTO: PRE-PRODUCTION

CRITICAL: CRITICAL PART

PVCORE_DGPU = NVVDD

P1V35_S_DGPU= FBVDD

P1V0S_DGPU = PEX_VDD

SAMSUNG K4Z80325BC-HC14

6019B1847601

MICRON MT61K256M32JE-14:A

6019B1847701


SHEET	CONTENT	SHEET	CONTENT
71	TITLE	101	GPU 1V8_AON DECOUPLING
72	INDEX	102	GPU NVDD DECOUPLING
73	VGA CONNECTION WITH MAINBOARD	103	GPU FBVDD DECOUPLING
74	GPU PCI-E GEN3 X 16	104	GPU GND
75	GPU MEMORY PARTITION A	105	GPU POWER SEQUENCE
76	GPU MEMORY PARTITION B	106	GPU POWER DISCHARGE
77	GPU MEMORY PARTITION C	107	GPU 1V8_MAIN
78	GPU MEMORY PARTITION D	108	GPU_NVVDD/NVVDDS (MP2886A)
79	GPU MEMORY FBA PARTITION 31-0	109	PVCORE_DGPU (MP86941_1-2P)
80	GPU MEMORY FBA PARTITION 63-32	110	PVCORE_DGPU (MP86941_3-4P)
81	GPU MEMORY FBB PARTITION 31-0	111	PVCORE_DGPU (MP86941_5-6P)
82	GPU MEMORY FBB PARTITION 63-32	112	P1V35S_DGPU (RT8816A_2P)
83	GPU MEMORY FBC PARTITION 31-0	113	P1V0S_DGPU (RT8068A)
84	GPU MEMORY FBC PARTITION 63-32	114	P1V8S_DGPU (RT8068A)
85	GPU MEMORY FBD PARTITION 31-0	115	NOTES
86	GPU MEMORY FBD PARTITION 63-32	116	HISTORY
87	GPU 27 MHZ XTAL	117	
88	GPU VBIOS, STRAPS	118	
89	GPU GPIOs	119	
90	GPU IFP_AB	120	
91	GPU DP IFP_CD	121	
92	GPU DP REDRIVER PI3DPX1203ZHEX	122	
93	GPU DP CONNECTOR	123	
94	GPU HDMI IFP_EF	124	
95	GPU HDMI RETIMER IT66317	125	
96	GPU HDMI CONNECTOR	126	
97	GPU NVHS	127	
98	OVR-M	128	
99	GPU NVDD	129	
100	GPU FBVDD	130	

INVENTEC

TITLE			
MODEL, PROJECT, FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxx-0-0	X01
SHEET	72	of	139

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX

CONNECTION TO MAINBOARD



105 93 91 44 IN DGPU_PWR_EN OUT

GPU PWR ENABLE COME FROM PCH/EC
MAKE SURE 10K P3V3S PULL UP

74 36 IN PCH_PLTRST#_BUF OUT

PCH PLATFORM RESET#
MAKE SURE 100K PULL TO GND

74 44 IN IRMT_HOLD_RST# OUT

PCH HOLD RESET#
MAKE SURE 100K PULL TO GND
TO PCH

89 44 IN GPU_EVENT_PCH# OUT

PCH INFORM GPU WILL EXIT GC6 MODS

89 51 IN DGPU_PWRLEVEL OUT

15.3.2 PWR_LEVEL* (GPIO12)

The **PWR_LEVEL** input signal triggers an immediate GPU hardware slow-down, followed by the driver capping the GPU power state to the appropriate limit. There are two events that can trigger this signal assertion: AC to battery power transition or total system power overdraw event.

74 45 OUT PEX_CLKREQ# IN

PCIE CLK REQUESTD#

105 51 OUT ALL_POWER_GOOD IN

GPU ALL S RAIL GOOD
MAKE SURE 10K P3V3S PULL UP

93 44 OUT DP_MA_HPD# IN

DP HPD TO MAINBOARD
MAKE SURE 10K P3V3S PULL UP

95 92 73 50 49 BI SMB0_DATA_D BI

95 92 73 50 49 BI SMB0_CLK_D BI

DP REDRIVER I2C CONNECT TO MOBARD
MAINBOARD NEED TO PULL UP

95 44 OUT HDMI_MB_HPD# IN

HDMI HPD TO MB

95 92 73 50 49 BI SMB0_DATA_D BI

95 92 73 50 49 BI SMB0_CLK_D BI

HDMI RETIMER I2C TO MB
MAINBOARD NEED TO PULL UP

89 51 OUT GPU_OVERT_EC# IN

3.3V LEVEL
OVER TEMPERATURE TO PCH OR EC

105 89 44 OUT GC6_FB_EN_PCH IN

3.3V LEVEL
GC6 ENABLE SIGNAL TO PCH OR EC

89 51 BI EC_SMBDATA0 BI

89 51 BI EC_SMBCLK0 BI

GPU I2C, COMMUNICATED WITH EC
THIS SIGNAL REQUIRE AN EXTERNAL PULL UP


INVENTEC

TITLE
MODEL,PROJECT,FUNCTION
Block Diagram

SIZE A3 CODE CS DOC NUMBER 1310xxxxx-0-0 REV X01

SHEET 73 of 139

CHANGE by XXX DATE 21-OCT-2002
PCB P/N 60xxxxxxxxxx PCB VER XXX



55700 - 55799
50000 - 50099


INVENTEC

MODEL,PROJECT,FUNCTION
Block Diagram

SIZE: A3 CODE: 13101XXXX-0-0 DOCNUMBER: 13101XXXX-0-0 REV: 101

GPU FRAME BUFFER A

Rail (GPU Ball) Name	Balls	Voltage	Filtering under GPU	Filtering Near GPU
FBA_PLL_AVDD	1	1.8V	4 x 0.47uF (0201W X6S)	1 x 30Q bead (0603)
FBB_PLL_AVDD	1			max ESR 10 mΩ
FBC_PLL_AVDD	1			1 x 22uF (0805)
FBD_PLL_AVDD	1		Alternate solution: 4 x 1.0uF (0201W X6S)	2 x 4.7uF (0402 X6S)
FB_REFPLL_AVDD0	1	1.8V	2 x 0.47uF (0201W X6S)	
FB_REFPLL_AVDD1	1		Alternate solution: 2 x 1.0uF (0201W X6S)	



Rail (GPU Ball) Name	Balls	Voltage	Filtering under GPU	Filtering Near GPU
FBA_PLL_AVDD	1	1.8V	4 x 0.47uF (0201W X6S)	1 x 30Q bead (0603)
FBB_PLL_AVDD	1			max ESR 10 mΩ
FBC_PLL_AVDD	1			1 x 22uF (0805)
FBD_PLL_AVDD	1		Alternate solution: 4 x 1.0uF (0201W X6S)	2 x 4.7uF (0402 X6S)
FB_REFPLL_AVDD0	1	1.8V	2 x 0.47uF (0201W X6S)	
FB_REFPLL_AVDD1	1		Alternate solution: 2 x 1.0uF (0201W X6S)	

<https://realschematic.com>

50100 - 50199


INVENTEC

MODEL, PROJECT, FUNCTION	Block	Diagram
SIZE	CODE	DOC NUMBER
A3	CS	131014XXXX-0-10
SHEET	75	REV 201

CHANGE IN PCB PIN XXX PCB VER XXX

DATE 21-OCT-2002

U50000



NVIDIA_N18E_G1_KD_QS_A1_BGA_2228P

CHANGE b/	XXX	DATE	21-OCT-2002
PCB P/N	60XXXXXXXXXX	PCB VER	XXX

TITLE			
MODEL,PROJECT,FUNCTION Block Diagram			
SIZE A3	CODE CS	DOC NUMBER 1310xxxxxx-0-0	REV X01
SHEET		76	of 129

F

E

D

C

B

A

50300 - 50399

INVENTEC


TITLE	MODEL,PROJECT,FUNCTION
	Block Diagram


SIZE A3	CODE CS	DOC NUMBER 1310xxxxx-0-0	REV X01
SHEET		77	of 139


CHANGE b/	XXX	DATE	21-OCT-200
PCB P/N	60xxxxxxxxxx	PCB VER	XXX


U50000















INVENTEC

MODEL,PROJECT,FUNCTION
Block Diagram

SIZE: A3
CODE: CS
SHEET: 82 of 138

DOC NUMBER: 1310XXXX-0-0
REV: 2021



27 MHZ XTAL

$$CL = 2 * 10 - (5 + 3) = 12$$


$CL_{trim} = 2 * CL_{load} (C_{stray} + C)$

Where:

- C_{load} is the crystal load capacitance (from data sheet of XTAL used)
- C_{stray} is 5pF (Stray capacitance of XTAL pads and any significant trace routing)
- C is pin capacitance (8 pF)

Typical $CL_{trim} \approx 22$ pF when crystal load = 18 pF, stray Capacitance = 3 pF, and XTAL pins capacitance = 5 pF

IFPAB_PLLVDD	1	1.8V	3 x 0.47uF (0201W X65)	1 x 300 bead (0603 max ESR 10mΩ)
IFPCD_PLLVDD	1			1 x 22uF (0805)
IFPEF_PLLVDD	1		Alternate solution: 3 x 1.0uF (0201W X65)	1 x 4.7uF (0402)
GPCPLL_AVDDx	3		3 x 0.47uF (0201W X65)	
XSN_PLLVDD			Alternate solution: 3 x 1.0uF (0201W X65)	
SP_PLLVDD	1		1 x 0.47uF (0201W X65)	
VID_PLLVDD	1		Alternate solution: 1 x 1.0uF (0201W X65)	
			Alternate solution: 1 x 0.47uF (0201W X65)	
			Alternate solution: 1 x 1.0uF (0201W X65)	



51300 - 51399

INVENTEC

TITLE			
MODEL, PROJECT, FUNCTION			
Block Diagram			
SIZE A3	CODE CS	DOC NUMBER 1310xxxx-0-0	REV X01
SHEET 87 of 139			

CHANGE by PCB P/N	XXX 60xxxxxxxxxx	DATE PCB VER	21-OCT-2002 XXX
----------------------	---------------------	-----------------	--------------------


GPU VBIOS, EXTERNAL STRAPS

Table 12.4 FS_OVERT* Strap Enablement

Strap Pins see Note 1			FS_OVERT* Function
ROM_SO see Note 2	ROM_SI	ROM_SCLK	
L	L	L	FS_OVERT* function ENABLED
L	L	H	FS_OVERT* function DISABLED (Reserved; do not configure)
all other configurations			Invalid; do not configure

Note 1: Configurations other than the two listed in Table 12.4 must be avoided, as otherwise damage to strap inputs may result.

Note 2: The ROM_SO pin should be pulled low using a 10 kΩ resistor instead of a 100 kΩ resistor.



Strap Pins see Note 1			Functions Selected by This Strapping			
STRAPS	STRAP4	STRAP3	SMB_ALT_ADDR	DEV_SEL	PCIE_CFG	VGA_DEVICE
L	L	L	0	0	0	0
L	L	L	0	0	0	1
L	L	L	0	0	1	0
L	L	L	0	1	0	0
L	L	L	0	1	1	0
L	L	L	1	0	0	0
L	L	L	1	0	1	0
L	L	L	1	1	0	0
L	L	L	1	1	1	0
L	L	L	1	1	1	1

Table 12.5 SMB_ALT_ADDR, DEV_SEL, PCIE_CFG, VGA_DEVICE

Strap Pins see Note 1	Functions Selected by This Strapping					
STRAPS	STRAP4	STRAP3	SMB_ALT_ADDR	DEV_SEL	PCIE_CFG	VGA_DEVICE
L	L	L	0	0	0	0
L	L	L	0	0	1	0
L	L	L	0	1	0	0
L	L	L	0	1	1	0
L	L	L	1	0	0	0
L	L	L	1	0	1	0
L	L	L	1	1	0	0
L	L	L	1	1	1	0
L	L	L	1	1	1	1

DEFAULT IS SAMSUNG

SAMSUNG K4Z80325BC-HC14
6019B1847601
STRAP 0X0=000
SAMSUNG:R51431 STUFF
R51430 NOT STUFF

MICRON MT61K256M32JE-14:A
6019B1847701
STRAP 0X1=001
MICRON :R51430 STUFF
R51431 NOT STUFF

Table 2. H18E-G2/G1 GDDR6 Recommended Memories

Memory Density	Allowed Memory Configuration	FB/VDDQ	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed Grade	Data Code Alert	Qual Plan	Status
8 Gb	2048Mx16	1.25V	Micron	H18E256M32JE-14:A	A-010	0x1	14 Gbps	N/A	Full	Production candidate
		1.25V	Samsung	K4Z80325BC-HC14	C-010	0x0	14 Gbps	N/A	Full	Production candidate

Notes:
1. For H18E-G2/G1, the maximum allowable memory case temperature is 95 °C.
2. DVS is required. WGR: TBD

GPU GPIO




Table 7 Thermal Specifications

Parameter	N18E-G3	N18E-G2	N18E-G1	N18E-G0	Units
Thermal Resistance Junction to Case, R _{JA}	0.014	0.017	0.017	TBD	°C/W
Thermal Resistance Junction to PCB, R _{JB}	0.64	0.96	0.96	TBD	°C/W
GPU Junction Temperature T _J	95	95	95	TBD	°C
GPU Shutdown Temperature T _{SD}	94	94	94	TBD	°C
(THERM_ALERT#)					

Parameter	N18E-G3	N18E-G2	N18E-G1	N18E-G0	Units
GPU Maximum Operating Temperature T _{OP}	88	88	88	TBD	°C
GPU Target Temperature T _T	87 (default)	87 (default)	87 (default)	TBD	°C
GPU Target Temperature T _T (alt)	75 (alt)	75 (alt)	75 (alt)		

NOTES:
1. THERM_ALERT# results in an 87.5% hardware clock slowdown.
2. THERM_ALERT# results in a 50% (x1) hardware clock slowdown.
3. The GPU maximum operating temperature is the maximum GPU temperature at which the GPU is guaranteed to operate at the target performance (peak) under the total board power limit.


OVERT# 3.3V LEVEL




HPD PULL UP




GPIO PULL UP





GPIO PULL DOWN



GC6_FB_EN LEVEL SHIFTER



GC6_FB_EN LEVEL SHIFTER



53900 - 54199
51500 - 51599


INVENTEC

MODEL/PROJECT/FUNCTION	Block	Diagram
SIZE	CODE	DOC NUMBER
A3	CS	13100XXXXX-0-0
SHEET	REV	701

CHANGES	DATE	DATE	DATE
PCB PIN	PCB VER	PCB VER	PCB VER
PCB PIN	PCB VER	PCB VER	PCB VER

51800 - 51899

<https://realschematic.com>




INVENTEC

TITLE MODEL,PROJECT,FUNCTION

SIZE A3	CODE CS	DOC NUMBER 1310xxxxx-0-0	REV X01
SHEET 90 of 139			

CHANGE by PCB P/N	XXX 60xxxxxxxxxx	DATE PCB VER	21-OCT-2002 XXX
----------------------	---------------------	-----------------	--------------------



51600 - 51699
<https://realschematic.com>

INVENTEC

TITLE

MODEL,PROJECT,FUNCTION

Block Diagram

DOC NUMBER

1310xxxx-0-0

REV

X01

SIZE

A3

CODE

CS

SHEET

91 of 139

CHANGE by

XXX

DATE

21-OCT-2002

PCB P/N

60xxxxxxxxxx

PCB VER

XXX

D


C

B

A

CHANGE by	XXX	DATE	21-OCT-2002	SIZE	CODE	1310xxxxx-0-0	X01
PCB P/N	60xxxxxxxxxx	PCB VER	XXX	A3	CS		
				SHEET	92	of	139

HDMI 2.0 RETIMER




Output Swing	GPIO	URDBG
Level 1 (Lowest)	0	0
Level 2 (Default)	0	1
Level 3	1	0
Level 4 (Highest)	1	1

While I765317 power off, please drive GPIO1,2 to low.

56400 - 56599 <https://realschematic.com>


TO MAINBOARD



CHANGE by	XXX	DATE	21-OCT-2002	SIZE	A3	CODE	CS	1310xxxxx-0-0	X01
PCB P/N	60xxxxxxxxxx	PCB VER	XXX	SHEET	95	of	139		

INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION			
Block		Diagram	
SIZE A3	CODE CS	DOC.NUMBER 1310xxxxx-0-0	REV X01
SHEET		95 of 139	



56600 - 56799
<https://realschematic.com>

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX

SIZE	A3	CODE	CS	DOC NUMBER	1310xxxxx-0-0	REV	X01
SHEET	96	of	139				

51900 - 51999


<https://realschematic.com>

INVENTEC


TITLE
MODEL, PROJECT, FUNCTION
Block Diagram

SIZE A3	CODE CS	DOC NUMBER 1310xxxxx-0-0	REV X01
SHEET 97 of 139			

CHANGE by PCB P/N	XXX 60xxxxxxxxxxx	DATE PCB VER	21-OCT-2002 XXX
----------------------	----------------------	-----------------	--------------------





GPU	Component Values				
	R954, R924	R977, R923	R950	R953, R952	C841, C836
N18E-G3	649 Ω	169 Ω	243 kΩ	75 kΩ	1.0 nF
N18E-G2	649 Ω	191 Ω	243 kΩ	75 kΩ	1.0 nF
N18E-G0, N18E-G1	649 Ω	287 Ω	243 kΩ	75 kΩ	1.0 nF
N18E-G3 MAX-Q N18E-G2 MAX-Q					
N18E-G1 MAX-Q N18E-G0 MAX-Q	649 Ω	475 Ω	243 kΩ	75 kΩ	1.0 nF




F
E
D
C
B
A

F
E
D
C
B
A




PLACE NEAR GPU




NVIDIA_N18E_G1_KD_QS_A1_BGA_2228P



The required subcircuit is shown in detail in Figure 15.6



GPU 1V8_AON DECOUPLING



1V8_AON	3	1.8V	3 x 0.47uF (0201W X65)	3 x 1uF (0402 X65) 3 x 4.7uF (0603 X65)
Alternate solution: 3 x 1.0uF (0201W X65)				

52300 - 52399

<https://realschematic.com>

INVENTEC

TITLE			
MODEL, PROJECT, FUNCTION			
SIZE A3	CODE CS	DOC NUMBER 1310xxxxx-0-0	REV X01
SHEET 101 of 139			

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX




Table 5.10 GB4B-256 Power Rail Filtering

Rail (GPU Rail) Name	Balls	Voltage	Filtering under GPU	Filtering Near GPU
GB4B-256 Package	Varies	1.85 x 0.47uF (0201W X65)	23 x 10uF (0603 X65)	2 x 470uF (Pocscap)
HWY00		4 x 22uF (0805 X65)	11 x 1.2uF (0201W X65)	
		1 x 47uF (0805 X65)	24 x 10uF (0603 X65)	
			4 x 22uF (0805 X65)	
			1 x 47uF (0805 X65)	


Alternate solution:

11 x 1.2uF (0201W X65)
24 x 10uF (0603 X65)
4 x 22uF (0805 X65)
1 x 47uF (0805 X65)


PLACE UNDER GPU
<https://realschematic.com>

INVENTEC


Title			
MODEL,PROJECT,FUNCTION			
Block Diagram			
SIZE	CODE	DOCNUMBER	REV
A3	CS	1310XXXX-0-0	701
SHEET	102	#	130




PLACE UNDER GPU



PLACE UNDER GPU



PLACE NEAR GPU



FBVDDQ (GPU side)	1.25V	48 x 0.47uF (0201W X6S)	4 x 10uF (0603 X6S)
	1.35V	8 x 10uF (0603 X6S)	9 x 22uF (0603 X6S)
Alternate solution:			
24 x 1.0uF (0201W X6S) ²			
8 x 10uF (0603 X6S)			

INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	X01
SHEET 103 of 139			

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxxx	PCB VER	XXX

GND




U50000

U50000

1622 GND_23

U50000

2102 GND_33




<https://realschematic.com>

53300 - 53499


INVENTEC

TITLE		MODEL,PROJECT,FUNCTION	
Block		Diagram	
SIZE	CODE	DOC NUMBER	REV
A3	CS	131DXXXX-0-0	201
SHEET	004	# 139	


CHANGED	XXX	DATE	21-OCT-2002
PCB PIN	604XXXXXXXXXX	PCB VER	XXX




1V8_MAIN_EN LEVEL SHIFT




1V8_MAIN_EN AND WITH 1V8_AON




NVVDD_PGOOD




ALL POWER GOOD




1V8_AON_EN




1V8_MAIN_EN



NVVDD_EN




PEX_VDD_EN



FBVDD_EN

FOR GC6 2.1



D




A

B

A

CHANGE by	XXX	DATE	21-OCT-2002	SIZE	A3	CODE	1310xxxxx-0-0	X01
PCB P/N	60xxxxxxxxxx	PCB VER	XXX			SHEET	106 of 139	

1V8_MAIN



55300 - 55399



<https://realschematic.com>


INVENTEC




TITLE	MODEL, PROJECT, FUNCTION
	Block Diagram

SIZE A3	CODE CS	DOC.NUMBER 1310xxxxx-0-0	REV X01
SHEET		107 of 139	

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX








INVENTEC

TITLE	MODEL,PROJECT,FUNCTION
	Block Diagram

SIZE A3	CODE CS	DOC.NUMBER 1310xxxxx-0-0	REV X01
SHEET		110 of 139	

<https://realschematic.com>

CHANGE by	XXX	DATE	21-OCT-2002	SIZE	A3	CODE	CS	1310xxxxx-0-0	X01
PCB P/N	60xxxxxxxxxxx	PCB VER	XXX	SHEET		110	of	139	






Table 12. Output EDP-Continuous

Product	TGP (W)	NVDD	FB TOTAL ³	1.0V Total ¹	1.8V Total ²
		(A)	(A)	(A)	(A)
N18E-G3	150	144	46	1.6	2.3
	160	152			
	170	160			
	180	168			
	190	175			
	200	180			
N18E-G3 MAX-Q	80	84	40	1.6	2.3
N18E-G2	115	116	46	1.6	2.3
N18E-G2 MAX-Q	80	84	40	1.6	2.3
N18E-G1	80	82	35	1.6	2.3
N18E-G1 MAX-Q	65	68	30	1.6	2.3
N18E-G0	80	82	35	1.6	2.3
N18E-G0 MAX-Q	60	63	30	1.6	2.3

Table 14. Output EDP-Peak

Product	TGP (W)	NVDD	FB TOTAL ⁴	1.0V Total ¹	1.8V Total ²
		(A)	(A)	(A)	(A)
N18E-G3	150	450	63	2.20	3.8
N18E-G3 MAX-Q	80	300	54	2.20	3.8
N18E-G2	115	375	63	2.20	3.8
N18E-G2 MAX-Q	80	300	54	2.20	3.8
N18E-G1	80	225	47	2.20	3.8
N18E-G1 MAX-Q	65	225	40	2.20	3.8
N18E-G0	80	225	47	2.20	3.8

Input EDPp and EDPc Specifications

Table 11. Input EDPp and EDPc Specification

GPU	Power Source and Input Voltage (V)	Input EDPp (1ms) ² (A)	Input EDPp (5ms) ² (A)	Input EDPc (1sec) ¹ (W)
N18E-G3	AC adapter (19V)	20	17	150
N18E-G3 MAX-Q	AC adapter (19V)	14	10	80
N18E-G2	AC adapter (19V)	18	15	115
N18E-G2 MAX-Q	AC adapter (19V)	12	10	80
N18E-G1	AC adapter (19V)	12	10	80
N18E-G1 MAX-Q	AC adapter (19V)	10	8	65
N18E-G0	AC adapter (19V)	12	10	80
N18E-G0 MAX-Q	AC adapter (19V)	10	7	60

Notes:

1. Input EDPc current can be calculated with the following equation:

$$\text{Input EDPc Current (A)} = \frac{\text{Input EDPc Power (W)}}{\text{Input Voltage (V)}}$$

2. Input EDPp current at different input voltage can be calculated with the following equation:

$$\text{Input EDPp (A) at } V_{\text{new}} = \text{Input EDPp (A) at 19V} \times \frac{19V}{V_{\text{new}} (V)}$$

INVENTEC

TITLE
MODEL, PROJECT, FUNCTION

SIZE A3	CODE CS	DOC NUMBER 1310xxxx-0-0	REV X01
SHEET		115 of 139	

CHANGE by PCB P/N	XXX 60xxxxxxxxxx	DATE PCB VER	21-OCT-2002 XXX
----------------------	---------------------	-----------------	--------------------

HISTORY


SCHEMATIC MODIFY HISTORY

INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION Block Diagram			
SIZE A3	CODE CS	DOC NUMBER 1310xxxxx-0-0	REV X01
SHEET		116 of 139	

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX

EMI



<https://realschematic.com>


CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxxx	PCB VER	XXX

INVENTEC


TITLE			
MODEL, PROJECT, FUNCTION			
NFC CHW1			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	X01
SHEET	117 of 139		

ADJUST LED RES 8/16
8/29



RE-ORDER LED NET 3/31



TURBO#



HALL_SENSOR



<https://realschematic.com>

REFERENCE NUMBER:700~800


INVENTEC			
MODEL,PROJECT,FUNCTION			
RING LED			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310XXXX-0-0	701
SHEET	118	# 139	

CHANGES	XXX	DATE	21-OCT-2002
PCB PIN	XXXXXXXXXXXX	PCB VER	XXX


TURBO# BOARD

INVENTEC

TURBO#



HALL_SENSOR




INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	X01
SHEET	120 of 139		

REFERENCE 2400~2450(USB3.0)

USB 3.0 PORT1




<https://realschematic.com>

CHANGE by	XXX	DATE	21-OCT-2002	SIZE	A3	CODE	CS	1310xxxxx-0-0	X01
PCB P/N	60xxxxxxxxxx	PCB VER	XXX			SHEET	121	of 139	


REFERENCE 2400~2450(USB3.0)

USB 3.0 PORT2




<https://realschematic.com>

CHANGE by	XXX	DATE	21-OCT-2002	SIZE A3	CODE CS	1310xxxxxx-0-0	X01
PCB P/N	60xxxxxxxxxx	PCB VER	XXX	SHEET		122 of 139	



LAN (CONTROLLER) E2500



<https://realschematic.com>

INVENTEC


TITLE
MODEL PROJECT FUNCTION
USB/DP DE-MUX

SIZE CODE DOC NUMBER REV
A3 CS 1310xxxxx-0-0 X01



CHANGE by XXX
PCB P/N 60xxxxxxxxxx
DATE 21-OCT-2002
PCB VER XXX

SHEET 124 of 139



TRANSFORMER



ESD





RJ-45



INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	X01
SHEET		125 of 139	







FOR 17 SMALL BOARD

INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	X01
SHEET		128 of 139	


CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX

6050A3090601



TO MB

TO KB




INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	X01
SHEET		129 of 139	



CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX

6050A3090501



TO MB

TO KB






FOR 15 AUDIO BOARD

REFERENCE 2400~2450(USB3.0)

USB 3.0 PORT1



<https://realschematic.com>

CHANGE by	XXX	DATE	21-OCT-2002	SIZE A3	CODE CS	1310xxxxxx-0-0	X01
PCB P/N	60xxxxxxxxxxx	PCB VER	XXX		SHEET	132 of 139	

INVENTEC

TITLE	MODEL PROJECT FUNCTION
1. Project Overview	1. Project Overview
2. Project Objectives	2. Project Objectives
3. Project Scope	3. Project Scope
4. Project Organization	4. Project Organization
5. Project Schedule	5. Project Schedule
6. Project Budget	6. Project Budget
7. Project Risk Management	7. Project Risk Management
8. Project Communication	8. Project Communication
9. Project Monitoring and Control	9. Project Monitoring and Control
10. Project Closure	10. Project Closure


Block		Diagram
	0005	DOC.NUMBER

REV	
-----	--

SIZE A3	CODE CS	1310xxxxx-0-0	X01
SHEET		132 of 139	


REFERENCE 2400~2450(USB3.0)

USB 3.0 PORT2




<https://realschematic.com>

CHANGE by	XXX	DATE	21-OCT-2002	SIZE A3	CODE CS	1310xxxxx-0-0	X01
PCB P/N	60xxxxxxxxxx	PCB VER	XXX	SHEET 133 of 139			



LAN (CONTROLLER) E2500




<https://realschematic.com>



CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	606xxxxxxxxx	PCB VER	XXX

INVENTEC			
TITLE			
MODEL PROJECT FUNCTION			
USB/DP DE-MUX			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	X01
SHEET 135 of 139			




TRANSFORMER



ESD



RJ-45



INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	X01
SHEET		136 of 139	

